Our aim is the development of a novel probabilistic method to estimate the power consumption of a combinational circuit under real gate delay model handling temporal, structural and input pattern dependencies. The chosen gate delay model allows handling both the functional and spurious transitions. It is proved that the switching activity evaluation problem assuming real gate delay model is reduced to the zero delay switching activity evaluation problem at specific time instances. A modified Boolean function, which describes the logic behavior of a signal at any time instance, including time parameter is introduced. Moreover, a mathematical model based on Markov stochastic processes, which describes the temporal and spatial correlation in terms of the associated zero delay based parameters is presented. Based on the mathematical model and considering the modified Boolean function, a new algorithm to evaluate the switching activity at specific time instances using Ordering Binary Decision Diagrams (OBBDs) is also presented. Comparative study of benchmark circuits demonstrates the accuracy and efficiency of the proposed method.
INTRODUCTION
Power dissipation is recognized as a critical parameter in modern VLSI design field. The development of competitive market sectors such as wireless applications, laptops, and portable medical devices, depend on the power consumption as the most important parameter, because the * "Portions reprinted, with permission, from Proceedings [1, 2] . For these reasons low power design techniques at all levels of the design flow ranging from the layout level up to architectural and system level have been xdeveloped [1, 2] . However, an estimation of the power consumption at any design level, is required. Thus simultaneously with low power design techniques a large number of power estimation methods have been also developed [2, 3] .
The power dissipation at gate level is proportional to the switching activity of the circuit nodes, because in the current technologies the dynamic power dissipation is by far the most dominated factor comparing with the power consumption coming from the short circuit and leakage current. According to their mathematical model, the power estimation methods of the combinational circuits are categorized as probabilistic methods and statistical ones. Moreover, considering the assumed gate delay model they are also characterized as zero-and real-gate delay methods. A survey of the power estimation methods for combinational logic circuits has been reported in [2, 3] .
Assuming zero-gate delay model [4, 5] and real gate delay model [6] [7] [8] [9] , a number of probabilistic power estimation methods have been presented. In particular, a method for calculating the switching activity of the circuit nodes, using Order Binary Decision Diagrams (OBBDs) was proposed [4] .
Modeling the behavior of the logic signal as an one step Markovian process the first order temporal correlation was captured. Moreover, structural correlation, which is coming from the reconvergent fanout nodes, was also considered by partitioning the circuit using techniques from the chip testing field. However, the input signals were assumed to be mutually-independent, making this method inaccurate for highly correlated input streams. In [5] , a probabilistic method, which captures all the types of correlations was presented. Specifically, modeling the logic signal as a Markovian process, the temporal correlation was considered, while the input pattern dependency was also captured by the concepts of the spatiotemporal transition correlation coefficient and the signal isotropy. Using OBDDs, the structural correlation was considered by propagating the estimated switching activities and spatiotemporal coefficients through the circuit nodes. In [6] , the concept of the probability waveforms to estimate the average power dissipation was presented. The probability waveforms consist of the signal probability and the signal transition probability value. Given the probability waveforms of the primary inputs, an algorithm to estimate the probability waveforms of the internal nodes of the circuit has been introduced. However, both the structural and input dependencies were not taken into consideration. An extension of the probability waveforms is the tagged probabilistic simulation approach presented in [7] . In particularly, at each node the transition probability is broken in four cases: stable to 0, stable to 1, perform a low to high transition (0 -+ 1) and a high to low (1 0) transition. Inertial delays, hazards, temporal correlation of the primary inputs and structural correlations were considered by this method. However, the primary inputs were assumed spatially uncorellated, while simultaneous transitions were not considered. In [8] , a symbolic simulation algorithm has been proposed using OBDDs. The structural and the first-order temporal correlation were handled but the input pattern dependency was not considered. A new method for calculating the transition probabilities by performing symbolic polynomial simulation was proposed in [9] . It is based on the signal probability evaluation method of [11] , which has been extended to handle temporal correlation and arbitrary transport gate delay models. The method was parameterized by a single factor, which determines the circuit levels over which the structural correlation is considered. A propagation algorithm of the estimated switching activities through the circuit nodes has also been presented. However, the input signals were also considered mutually-independent making this method inaccurate.
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In this paper a novel probabilistic method for accurate power estimation of a combinatorial circuit is introduced. Taking into account the temporal, structural and input pattern dependency of the circuit signals and considering simultaneous transitions, the switching activity of any logic circuit node is calculated under a real delay gate model. Since the proposed method includes all the types of data correlations, it can be considered as an extension of the approach of [5] . Although the [5] behavior of a logic signal in time domain, is needed. Manipulating this modified logic function and considering the probabilistic properties of its variables the switching activity can be calculated accurately.
Example We assume a logic circuit with gate delay equals to one delay unit, d, as it shown in Figure 1 . The logic behavior of the node f can be described in time domain as follows: [10] .
The transition probability, pX ,t(t), expresses the probability of a signal x to perform a transition from the state k to the state within two successive time points t-1 and t. That is:
The switching activity, E(x, t), of a signal x at time instance is given by:
e(x, t) (t) + p 0(t) (4) where PI (t) (or p){o(t)) is the transition probability of the signal x to perform the transition from state 0to (or to0).
The above stochastic process models the behavior of an input signal at times 0, t-T, t--2T, etc., where the input signal performs a transition.
However, as it can be seen in Eq. px(t)-(po(t),p(t),p)[o(t),pXl(t)) (5) We introduce the transition probability concept of an input signal in time intervals (-T, 0) and (0, T) as p(0-) and p(0+), respectively. It should be noticed that within these time intervals the input signal does not perform transition according to the problem formulation. Their corresponding values are computed by the next lemma.
LEMMA
The transition probability of an input signal, x, at a time point {0, 0 +, 0-} is expressed in terms of the transition probability at t--0 as follows: P'(t) =f(px(o)) (6) and are computed by:
Proof The proof of the above lemma is given in the Appendix I. These time points are derived by performing a traversal of the circuit from the primary inputs to primary outputs considering the delay of the gates. Consequently, the switching activity estimation problem is reduced to the estimation of px(t) VtE Tx. The calculation procedure of switching activity (i.e., estimation ofp(ti)) is similar to the zero-delay method to [5] We compare the proposed method and the method [9] , which to best of our knowledge is the most accurate real delay power estimation method, with Mentor's Graphics QUICKSIM II simulator.
The power consumption differences between each method and switch level simulator are depicted in Tables I and II.  Table I gives the error in power estimation (%) Table I , the maximum error is about 5%, while only in one case it exceeds 10%. Hence, the modeling of the switching behavior of a signal by the first order transition probabilities and the modeling of the signals correlation by the first order pairwise correlation coefficients are adequate for a gate level power estimation. In similar manner, we may consider higher order dependencies but the complexity of the problem is increased. Employing the proposed method and [9] , the associated total power consumption of benchmarks circuits is shown in Table III . It can seen that the lack of spatial correlations in the primary inputs increases the power estimation error (e.g., for HIGH correlation, the MAX error of circuit 
